chipsalliance/synlig
View on GitHubSystemVerilog synthesis tool
- Stars
- 237
- Forks
- 29
- Open beginner issues
- 0
- Indexed issues
- 74
- Dominant language
- Verilog
- License
- Apache-2.0
- Last GitHub push
- Dec 10, 2024
- Latest indexed
- Sep 15, 2026
- Contributing guide
- No contributing guide
- Code of conduct
- Code of conduct
- Beginner labels
- No beginner labels indexed
- PR merge metrics
- No merged PRs in 30d
-
chipsalliance/synlig#228 · 1 comment · 0 reactions · 0 assignees ·
-
simple_module_scope Open
chipsalliance/synlig#251 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#328 · 0 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#554 · 4 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#555 · 5 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#581 · 2 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#649 · 4 comments · 0 reactions · 1 assignee ·
-
how to report issues Open
chipsalliance/synlig#679 · 6 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#686 · 5 comments · 0 reactions · 0 assignees ·
-
Segmentation Fault Open
chipsalliance/synlig#688 · 5 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#689 · 4 comments · 0 reactions · 0 assignees ·
-
formal verification yosys-test
chipsalliance/synlig#938 · 3 comments · 0 reactions · 1 assignee ·
-
formal verification
chipsalliance/synlig#944 · 0 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#948 · 12 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#969 · 2 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#970 · 3 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#994 · 4 comments · 0 reactions · 0 assignees ·
-
formal verification yosys-test
chipsalliance/synlig#1049 · 0 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#1064 · 45 comments · 0 reactions · 0 assignees ·
-
formal verification yosys-test
chipsalliance/synlig#1072 · 1 comment · 0 reactions · 0 assignees ·
-
formal verification uhdm-test
chipsalliance/synlig#1073 · 1 comment · 0 reactions · 0 assignees ·
-
formal verification uhdm-test
chipsalliance/synlig#1086 · 1 comment · 0 reactions · 0 assignees ·
-
formal verification uhdm-test
chipsalliance/synlig#1093 · 1 comment · 0 reactions · 0 assignees ·
-
formal verification uhdm-test
chipsalliance/synlig#1116 · 1 comment · 0 reactions · 0 assignees ·
-
formal verification sv2v-test
chipsalliance/synlig#1121 · 1 comment · 0 reactions · 0 assignees ·
-
formal verification uhdm-test
chipsalliance/synlig#1160 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#1175 · 2 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#1248 · 9 comments · 0 reactions · 1 assignee ·
-
chipsalliance/synlig#1536 · 2 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#1756 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#1798 · 3 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#1832 · 5 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#1981 · 2 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2053 · 4 comments · 1 reaction · 0 assignees ·
-
chipsalliance/synlig#2054 · 2 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2116 · 0 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2154 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2196 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2197 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2198 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2246 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2248 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2263 · 1 comment · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2264 · 2 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2310 · 11 comments · 0 reactions · 0 assignees ·
-
Module not found Open
chipsalliance/synlig#2322 · 3 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2353 · 1 comment · 0 reactions · 0 assignees ·
-
ERROR: Assert `size >= 1' failed in /root/synlig/synlig/frontends/systemverilog/uhdm_ast.cc:751. Open
chipsalliance/synlig#2377 · 5 comments · 0 reactions · 0 assignees ·
-
chipsalliance/synlig#2378 · 1 comment · 0 reactions · 0 assignees ·
-
Windows support? Open
chipsalliance/synlig#2395 · 3 comments · 0 reactions · 0 assignees ·