chipsalliance / chipsalliance/synlig

unpacked array initialization with assignment pattern

Open
#970 3 comments 0 reactions 0 assignees View on GitHub
Dominant language
Verilog
Stars
237
Forks
29
PR merge metrics
No merged PRs in 30d

Description

I tried to write an initialized memory.
```
// register file (FPGA would initialize it to all zeros)
logic [XLEN-1:0] gpr [0:2**AW-1] = '{default: '0};
```
The error does not provide any details indicating where is the offending code:
```
ERROR: Couldn't find ancestor for tagged pattern!
```
I removed the initialization now, since it does not affect the implementation much, initialization is usually done by SW on ASIC.

This code was only tested with Verilator.

Contributor guide

No contributing guide indexed for this repository

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.