chipsalliance / chipsalliance/VeeRwolf
Assertion error when running fusesoc simulation
- Dominant language
- Verilog
- Stars
- 343
- Forks
- 75
- PR merge metrics
- No merged PRs in 30d
Description
Im using ubuntu 18.04 in WLS. When running the command : sudo fusesoc run --target=sim veerwolf, I get the following error:
INFO: Generating ::veerwolf-veer_eh1_default_config:0.7.5
Traceback (most recent call last):
File "/usr/local/bin/fusesoc", line 11, in
load_entry_point('fusesoc==2.2.1', 'console_scripts', 'fusesoc')()
File "/usr/local/lib/python3.6/dist-packages/fusesoc/main.py", line 766, in main
fusesoc(args)
File "/usr/local/lib/python3.6/dist-packages/fusesoc/main.py", line 756, in fusesoc
args.func(cm, args)
File "/usr/local/lib/python3.6/dist-packages/fusesoc/main.py", line 305, in run
args.resolve_env_vars_early,
File "/usr/local/lib/python3.6/dist-packages/fusesoc/main.py", line 436, in run_backend
backend = backend_class(edam=edam, work_root=work_root, verbose=verbose)
File "/usr/local/lib/python3.6/dist-packages/edalize/edatool.py", line 182, in __init__
loader=PackageLoader(__package__, "templates"),
File "/usr/local/lib/python3.6/dist-packages/jinja2/loaders.py", line 291, in __init__
assert loader is not None, "A loader was not found for the package."
AssertionError: A loader was not found for the package.
Any idea on how to fix it?
Contributor guide
No contributing guide indexed for this repository
Assessment
This issue has not been assessed yet.