chipsalliance / chipsalliance/VeeRwolf

Swerv configuration & Swervolf

Open
#30 0 comments 0 reactions 0 assignees View on GitHub
Dominant language
Verilog
Stars
343
Forks
75
PR merge metrics
No merged PRs in 30d

Description

Olof,

How and from where do you include generated Swerv defines/parameters?

How does the FuseSoc configure the Swerv itself ? ( knows to run swerv.config ?)

Contributor guide

No contributing guide indexed for this repository

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.