chipsalliance / chipsalliance/Surelog

Schematic diagrams

Open
#338 22 comments 0 reactions 0 assignees View on GitHub
Dominant language
C++
Stars
475
Forks
90
Avg merge
1h 39m
Merged PRs (30d)
37

Description

Hey -

I am attempting to build a schematic diagram visualizer tool for UHDM designs. To keep the scope small, layout of individual components is decided to be out of scope, at least for now. However, I still need to implement logic to identify higher level blocks like FF, Adders, Latch, etc. AFAIK, neither UHDM nor vpi provide such information. Just wondering if there's any work happening along this line or are there any examples of how build this on top of UHDM (or vpi).

Appreciate your continued support.

Contributor guide

No contributing guide indexed for this repository

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.