[ExportVerilog] Control names of output temporaries for instances
Open
- Dominant language
- C++
- Stars
- 2.2k
- Forks
- 524
- Avg merge
- 3d 2h
- Merged PRs (30d)
- 46
Description
hw.instance doesn't have a way to store result names. If it did, legalize names could legalize the output value names (which eventually can become wires so the verilog instance has something to tie the outputs too), rather than waiting until export verilog.
Contributor guide
No contributing guide indexed for this repository
Research direction
Start by tracing the hw.instance result handling, name legalization, and ExportVerilog entry points described in the issue. Determine how result names could be retained and legalized before Verilog export; done means output temporaries receive controlled legal names without waiting until export.
Written by the indexing model from the issue text.
Assessment
- Domain
- compilers
- Issue type
- Feature
- Difficulty
- 5/5
- Estimated time
- Over a week
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 25/100