intel/generic-register-operation-optimizer

Stars: 65
Forks: 11
Open beginner issues: 0
Indexed issues: 5
Avg merge: 8h 59m
Merged PRs (30d): 4

Dominant language: C++
License: BSL-1.0
Last GitHub push: Sep 4, 2026
Latest indexed: Sep 17, 2026
Contributing guide: Contributing guide
Code of conduct: Code of conduct
Beginner labels: No beginner labels indexed

Open All

5 open issues indexed

🎇 Add support for safely reading two 32-bit registers as a single 64-bit value. Open

enhancement

intel/generic-register-operation-optimizer#33 · 0 comments · 0 reactions · 0 assignees · Indexed Sep 17, 2026
Add support for banked registers Open

intel/generic-register-operation-optimizer#46 · 0 comments · 0 reactions · 0 assignees · Indexed Sep 17, 2026
support for split fields in a register Open

intel/generic-register-operation-optimizer#48 · 0 comments · 0 reactions · 1 assignee · Indexed Sep 17, 2026
support for optimization of register access across multiple registers in groov::bus interface Open

intel/generic-register-operation-optimizer#49 · 0 comments · 0 reactions · 0 assignees · Indexed Sep 17, 2026
Bonus instructions Open

intel/generic-register-operation-optimizer#105 · 1 comment · 0 reactions · 0 assignees · Indexed Sep 17, 2026

A short digest of beginner-friendly GitHub issues.