f4pga / f4pga/f4pga-arch-defs

Create a style guide for the sim.v files.

Open
#60 0 comments 0 reactions 0 assignees View on GitHub
help wanted type-docs type-sim
Dominant language
Jupyter Notebook
Stars
314
Forks
121
PR merge metrics
No merged PRs in 30d

Description

We want a consistent restricted style of Verilog used in these files which is compatible with lots of things.

Contributor guide

No contributing guide indexed for this repository

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.