f4pga / f4pga/f4pga-arch-defs

Figure out how to write unit tests for the sim.v files.

Open
#59 6 comments 0 reactions 0 assignees View on GitHub
help wanted type-sim
Dominant language
Jupyter Notebook
Stars
314
Forks
121
PR merge metrics
No merged PRs in 30d

Description

We want a structured way to write unit tests for the sim.v files (and a way to run them).

We want the unit tests to be compatible with at a minimum;
* Yosys
* Verilator
* Icarus Verilog

But making it compatible with commercial simulators would be good too.

I *think* we want to use [Cocotb](http://cocotb.readthedocs.io/en/latest/introduction.html) but I have never used it myself.

Contributor guide

No contributing guide indexed for this repository

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.