Create a "huge counter" stress test
Open
arch-ice40
lang-verilog
- Dominant language
- Jupyter Notebook
- Stars
- 314
- Forks
- 121
- PR merge metrics
- No merged PRs in 30d
Description
It would be good to have a **huge** counter test which spans roughly 8 tiles on the iCE40.
Being so large this will stress test the carry logic quite a lot.
Contributor guide
No contributing guide indexed for this repository
Assessment
This issue has not been assessed yet.