f4pga / f4pga/f4pga-arch-defs

Describe the DSP primitives in the iCE40 UP5K

Open
#142 1 comment 0 reactions 1 assignee Claimed by @elms View on GitHub
arch-ice40 lang-verilog lang-xml type-defs type-sim
Dominant language
Jupyter Notebook
Stars
314
Forks
121
PR merge metrics
No merged PRs in 30d

Description

The iCE40 UP5K has DSP blocks. [They are described here](http://www.clifford.at/icestorm/ultraplus.html).

We should describe them in xml / verilog.

Contributor guide

No contributing guide indexed for this repository

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.