chipsalliance / chipsalliance/rocket-chip

make verilog error

Open
#3,703 4 comments 0 reactions 0 assignees View on GitHub
Dominant language
Scala
Stars
3.9k
Forks
1.3k
Avg merge
5d 13m
Merged PRs (30d)
1

Description

![image](https://github.com/user-attachments/assets/87e0f740-f70d-4fb9-9858-501f25242713)
Not sure whats wrong, I installed the proper dependencies but always come across this problem. I am not sure if im using the wrong versions or something.

Contributor guide

Open the contributing guide

Research direction

The issue provides only a screenshot and no files, tests, command, or error text. Start by obtaining the exact Verilog-generation command, dependency versions, and complete error output; done would require a reproducible diagnosis and a clearly specified fix.

Written by the indexing model from the issue text.

Assessment

Tech stack
scala
Domain
tooling
Issue type
Bug
Difficulty
4/5
Estimated time
3-5 days
Activity status
Stale
Clarity
Needs clarification
Newbie friendliness
15/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.