chipsalliance / chipsalliance/rocket-chip
where is the Constraint file?
Open
build
question
- Dominant language
- Scala
- Stars
- 3.9k
- Forks
- 1.3k
- Avg merge
- 5d 13m
- Merged PRs (30d)
- 1
Description
Hello,
defaultFPGA has 951 I/O in vivado but no constraint file. How do I assign I/O? I/O names are very different with certain FPGAs.
Contributor guide
Research direction
Start by locating the defaultFPGA definition and checking how Rocket Chip handles Vivado I/O constraints; the issue names no source file or test. Done means documenting where the constraint file comes from, how I/O is assigned, and how FPGA-specific I/O names are handled.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- scala
- Domain
- embedded-iot
- Issue type
- Documentation
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 25/100