chipsalliance / chipsalliance/rocket-chip
Is there any documents about dcache code?
Open
question
- Dominant language
- Scala
- Stars
- 3.9k
- Forks
- 1.3k
- Avg merge
- 5d 13m
- Merged PRs (30d)
- 1
Description
I'm reading dcache source code to understand the cache coherence implemented by Tilelink bus, but the dcache code has almost no annotation with it. So is there any documents about dcache code ?
Contributor guide
Research direction
The issue refers to the dcache source code and cache coherence over the Tilelink bus, but names no file, test, or documentation entry point. Start by searching the repository for dcache and Tilelink documentation or annotations. Done would mean identifying relevant existing documentation or clarifying a specific documentation gap.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- scala
- Domain
- embedded-iot
- Issue type
- Documentation
- Difficulty
- 3/5
- Estimated time
- 1-2 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 25/100