chipsalliance / chipsalliance/rocket-chip
Does Rocket supports superscalar?
Open
microarchitecture
question
- Dominant language
- Scala
- Stars
- 3.9k
- Forks
- 1.3k
- Avg merge
- 5d 13m
- Merged PRs (30d)
- 1
Description
I'm wondering whether Rocket supports superscalar. I see the fetchWidth, decodeWidth, and retireWidth can be modified and the default fetchWidth is 2 when RVC is enabled. So does Rocket support superscalar?
Contributor guide
Research direction
Start by tracing the Rocket configuration points named in the issue: fetchWidth, decodeWidth, retireWidth, and the RVC setting. Check how these widths affect the pipeline, then document whether they establish superscalar support and explain the role of the default fetchWidth value; no file or test is named.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- scala
- Domain
- embedded-iot
- Issue type
- Documentation
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 25/100