chipsalliance / chipsalliance/rocket-chip
Is the output of the emulator a synthesizable verilog file?
Open
build
question
- Dominant language
- Scala
- Stars
- 3.9k
- Forks
- 1.3k
- Avg merge
- 5d 13m
- Merged PRs (30d)
- 1
Description
In `emulator` directory, i type:
`make CONFIG=DefaultConfig`
I have in `generated-src` directory, `freechips.rocketchip.system.DefaultConfig.v`
Can i synthesize this file?
Contributor guide
Research direction
Start with the emulator directory and the `make CONFIG=DefaultConfig` target, then inspect `generated-src/freechips.rocketchip.system.DefaultConfig.v`. Determine whether that generated output is intended for synthesis and document the required conditions or limitations. Done means the issue has a clear, project-specific answer rather than only a general Verilog assessment.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- scala
- Domain
- embedded-iot, tooling
- Issue type
- Documentation
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 25/100