chipsalliance / chipsalliance/rocket-chip

how to obtain cache miss rate when run a simple c code, e.g. median in riscv-tests, on any architecture configuration?

Open
#1,896 1 comment 0 reactions 0 assignees View on GitHub
question
Dominant language
Scala
Stars
3.9k
Forks
1.3k
Avg merge
5d 13m
Merged PRs (30d)
1

Description

hi
is there a way to use performance counters described in rocket-chip/src/main/scala/rocket/RocketCore.scala

on specific architecture configuration, i want to measure cache miss rate and some other performance related parameters for input c code, e.g. median in riscv-tests?

I would be grateful if you could tell me how to use it in detail or if you can give me some reference about that.

Contributor guide

Open the contributing guide

Research direction

Start with rocket-chip/src/main/scala/rocket/RocketCore.scala and the median example in riscv-tests. Determine how the performance counters apply to a selected architecture configuration and what steps are needed to measure cache misses for the C program. Done means providing clear usage instructions or references for obtaining cache miss rate and related performance parameters.

Written by the indexing model from the issue text.

Assessment

Tech stack
c, scala
Domain
performance
Issue type
Documentation
Difficulty
4/5
Estimated time
3-5 days
Activity status
Stale
Clarity
Needs clarification
Newbie friendliness
25/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.