chipsalliance / chipsalliance/rocket-chip

NonBlockingDcache module in Verilog

Open
#1,774 1 comment 0 reactions 0 assignees View on GitHub
question
Dominant language
Scala
Stars
3.9k
Forks
1.3k
Avg merge
5d 13m
Merged PRs (30d)
1

Description

I am trying to replace the Nonblocking Dcache Module in the verilogfile. Please let me know how can I do that? or how can I add a new verilog file to the existing
emulator/generated-srcfreechips.rocketchip.system.DefaultConfig.v. What I understand that this file is auto generated so as all the modules. Any suggestion will be appreciated very much!

Contributor guide

Open the contributing guide

Research direction

Start by tracing how emulator/generated-srcfreechips.rocketchip.system.DefaultConfig.v and its modules are generated, since the issue identifies that file as autogenerated. Determine the supported replacement or extension path and define completion around adding or substituting the NonBlockingDcache module without editing generated output directly.

Written by the indexing model from the issue text.

Assessment

Tech stack
scala
Domain
embedded-iot
Issue type
Feature
Difficulty
5/5
Estimated time
Over a week
Activity status
Stale
Clarity
Needs clarification
Newbie friendliness
15/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.