chipsalliance / chipsalliance/chisel

value emitVerilog is not a member of circt.stage.ChiselStage

Open
#4,603 1 comment 0 reactions 0 assignees View on GitHub
Dominant language
Scala
Stars
4.8k
Forks
658
Avg merge
18h 59m
Merged PRs (30d)
14

Description

Hi
I got trouble to generate verilog, i got this error:
```
[info] welcome to sbt 1.10.1 (Oracle Corporation Java 23.0.1)
[info] loading project definition from /Users/peter/workspace/chisel-examples/hello-world/project

[info] loading settings for project hello-world from build.sbt ...
[info] set current project to hello-world (in build file:/Users/peter/workspace/chisel-examples/hello-world/)
[info] compiling 1 Scala source to /Users/peter/workspace/chisel-examples/hello-world/target/scala-2.13/classes ...
[error] /Users/peter/workspace/chisel-examples/hello-world/src/main/scala/Hello.scala:35:20: value emitVerilog is not a member of circt.stage.ChiselStage
[error] new ChiselStage().emitVerilog(new Hello);
[error] ^
[error] one error found
[error] (Compile / compileIncremental) Compilation failed
```

```
new ChiselStage().emitVerilog(new Hello);
```

```
scalaVersion := "2.13.12"

scalacOptions ++= Seq(
"-feature",
"-language:reflectiveCalls",
)

// Chisel 3.5
// addCompilerPlugin("edu.berkeley.cs" % "chisel3-plugin" % "6.0.0" cross CrossVersion.full)
// libraryDependencies += "edu.berkeley.cs" %% "chisel3" % "6.0.0"
// libraryDependencies += "edu.berkeley.cs" %% "chiseltest" % "0.6.0"

val chiselVersion = "6.0.0"
addCompilerPlugin("org.chipsalliance" % "chisel-plugin" % chiselVersion cross CrossVersion.full)
libraryDependencies += "org.chipsalliance" %% "chisel" % chiselVersion
libraryDependencies += "edu.berkeley.cs" %% "chiseltest" % "0.6.0" % "test"
```

thanks

Contributor guide

Open the contributing guide

Research direction

Start with Hello.scala around line 35 and the ChiselStage API referenced by the compile error, then compare it with the Chisel 6.0.0 dependencies in build.sbt. Verify the relevant API and run the sbt compile or Verilog-generation command; done means the example compiles and generates Verilog without this error.

Written by the indexing model from the issue text.

Assessment

Tech stack
scala
Domain
embedded-iot
Issue type
Bug
Difficulty
2/5
Estimated time
1-3 hours
Activity status
Stale
Clarity
Mostly clear
Newbie friendliness
25/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.