chipsalliance / chipsalliance/chisel
Use verilator VPI interface
Open
feature request
- Dominant language
- Scala
- Stars
- 4.8k
- Forks
- 658
- Avg merge
- 18h 59m
- Merged PRs (30d)
- 14
Description
Predicting verilator's signal names is increasingly problematic. #329 (compiling with -O0) breaks the existing harness communication due to signal renaming.
Contributor guide
Assessment
This issue has not been assessed yet.