chipsalliance / chipsalliance/chisel

Propose a regression CI infra for bumping Chisel versions.

Open
#2,362 0 comments 0 reactions 0 assignees View on GitHub
Dominant language
Scala
Stars
4.8k
Forks
658
Avg merge
18h 59m
Merged PRs (30d)
14

Description

Although most of new features have their own unittest, they still not successfully cover some corner cases.
I'm proposing a new CI infra to test some big projects(RocketChip/Chipyard/Xiangshan) with latest Chisel/FIRRTL. new PRs won't be blocked by this giant test. But it will help us to spot most of compatibility bugs before doing releasing.
I'm maintaining a [sequencer/playground](github.com/sequencer/playground) to absorb RocketChip and Chipyard repositories to make them depends on master Chisel and FIRRTL, I think this can be a good start point.

**Type of issue**: feature request
**Impact**: no functional change

**Development Phase**: proposal

**Please tell us about your environment:**
- version: master
- OS: Linux
**What is the use case for changing the behavior?**
Help releasing quality.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.