chipsalliance / chipsalliance/chisel

Non-idempotent names in BoringUtils() break chisel-testers2 caching

Open
#2,319 0 comments 0 reactions 0 assignees View on GitHub
Dominant language
Scala
Stars
4.8k
Forks
658
Avg merge
18h 59m
Merged PRs (30d)
14

Description

**Type of issue**: bug report

**Other information**

Tests run in parallel will not have predictable names from BoringUtils.bore() as the name picked for the signal is based on an increasing counter shared across threads.

**If the current behavior is a bug, please provide the steps to reproduce the problem:**

**What is the current behavior?**

BoringUtils.bore() names can vary in tests depending on whether they are run in serial or in parallel.

**What is the expected behavior?**

BoringUtils.bore() should be idempotent: it shouldn't matter how you invoke the tests.

**Please tell us about your environment:**

v3.5.0-RC2

**What is the use case for changing the behavior?**

Caching should work when running tests in parallel.

Contributor guide

Open the contributing guide

Research direction

Start by locating the BoringUtils.bore implementation and the tests that exercise chisel-testers2 caching. Compare names produced when tests run serially and in parallel; done means bore names are deterministic regardless of test execution order and caching remains reliable.

Written by the indexing model from the issue text.

Assessment

Tech stack
scala
Domain
testing-qa
Issue type
Bug
Difficulty
4/5
Estimated time
3-5 days
Activity status
Stale
Clarity
Mostly clear
Newbie friendliness
42/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.