chipsalliance / chipsalliance/chisel

ReplSeqMem does not generate memory replacement for cells with specified ReadFirst/WriteFirst

Open
#1,941 4 comments 0 reactions 0 assignees View on GitHub
Dominant language
Scala
Stars
4.8k
Forks
658
Avg merge
18h 59m
Merged PRs (30d)
14

Description

Hello,

**Type of issue**: bug report

**Impact**: API addition (no impact on existing code)

**Other information**
When SyncReadMem is created with ReadFirst or WriteFirst specified SyncReadMem is not replaced by ReplSeqMem. It works fine if left default: Undefined

1. SyncReadMem w/ ReadFirst or WriteFirst
2. Compile with ReplSeqMem
3. Expected behaviour memory replaced with macro and macro added to configuraiton file
4. Current behaviour memory is not replaced and nothing is generated in configuration file

chisel3 latest stable
(IDK if this needs to be reported to FIRRTL repo or here)
If reproduction repo is required write a message in here and I will create it.

Thanks,
Arman

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.