chisel emitts expensive verilog

Hi everyone! i need to know that is there any efficient way to generate pretty readable verilog from chisel, in current version it generates a lot of temporaries and randomization.