chipsalliance / chipsalliance/chisel
Posedge and negedge signal
Open
- Dominant language
- Scala
- Stars
- 4.8k
- Forks
- 658
- Avg merge
- 18h 59m
- Merged PRs (30d)
- 14
Description
In verilog, I can use `@(negedge clock or posedge signalA)`. How can I do similar in chisel?
Contributor guide
Assessment
This issue has not been assessed yet.