acmpesuecc / acmpesuecc/aes-128-sysverilog-riscv
Testbench required for roundlast.sv
Abierto
Bounty: 25
documentation
enhancement
- Lenguaje dominante
- SystemVerilog
- Estrellas
- 1
- Forks
- 2
- Métricas de merge de PR
- Sin PR fusionados en 30 d
Descripción
# Description
Add a testbench for `roundlast.sv` to validate it's functionality. Please refer to [this](https://www.chipverify.com/systemverilog/systemverilog-simple-testbench) for a tutorial on writing a testbench.
# Notes:
- You are eligible to get brownie points if you report back bugs with the module, add coverage reports, randomized testing and self-assertion tests.
Guía de contribución
Evaluación
Este issue todavía no se ha evaluado.