Testbench required for lastround.sv

# Description
Add a testbench for `lastround.sv` to validate it's functionality. Please refer to [this](https://www.chipverify.com/systemverilog/systemverilog-simple-testbench) for a tutorial on writing a testbench.

# Notes:
- You are eligible to get brownie points if you report back bugs with the module, add coverage reports, randomized testing and self-assertion tests.

Read lastround.sv and the linked SystemVerilog testbench tutorial first. Add a testbench that validates the module's functionality and reports failures; completion means the testbench exercises the module successfully. Coverage reports, randomized testing, and self-assertion tests are optional enhancements mentioned in the issue.

Vom Indexierungsmodell aus dem Issue-Text verfasst.