RISCV ILP32E does not mandate 16-byte alignment for stack

The stack walking code in abseil for RISCV assumes a 16-byte alignment for the stack. This is guaranteed in the RISC-V ABI except for the ILP32E variant. This would be good to fix should someone like to use abseil for ILP32E environments.