pc2 / pc2/sus-compiler

On-save regenerating of Verilog/VHDL files

Open
#30 0 comments 0 reactions 1 assignee View on GitHub

@IBims1NicerTobi is already working on this.

Since Jan 31, 2025.

enhancement good first issue
Dominant language
Rust
Stars
126
Forks
6
No merged PRs in 30d

Description

This seems like a convenient feature. That the compiler in "deamon mode" watches a directory of SUS files, and whenever a file changes, update the generated verilog files.

This should alleviate the friction of using SUS in proprietary environments

Contributor guide

Open the contributing guide

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.