microsoft / microsoft/MIEngine
[Query] Max Instruction Size for riscv64
Nobody has claimed this yet.
- Dominant language
- C#
- Stars
- 859
- Forks
- 233
- Avg merge
- 1d 6h
- Merged PRs (30d)
- 3
Description
Hello, I have a query. I am a developer for Tizen SDK for Visual Studio. For supporting debugging of riscv64 architecture in VS, we are modifying miengine project. While adding code, we found a variable named MaxInstructionSize for each architecture in miengine code.
Example:
case TargetArchitecture.ARM64:
MaxInstructionSize = 8;
Is64BitArch = true;
break;
What might be the MaxInstructionSize for riscv64?
Contributor guide
No contributing guide indexed for this repository
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Start by locating the architecture-specific MaxInstructionSize cases in the MIEngine code and compare the existing ARM64 handling with the riscv64 debugging support described in the issue. Confirm the expected value against the MIEngine debugger integration and riscv64 instruction behavior; done means the value is established and the relevant architecture support can be updated.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- csharp
- Domain
- devtools
- Issue type
- Feature
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 25/100