lowRISC / lowRISC/sonata-system
[CI] Enable cherirtos testsuite on the FPGA Job
Open
Nobody has claimed this yet.
- Dominant language
- C++
- Stars
- 54
- Forks
- 37
- PR merge metrics
- No merged PRs in 30d
Description
It has been disabled on this commit.
The reason is, we can't use the uf2 flow in CI because the filesystem is not mounted in
the container. We can't also load it via JTAG because the cherirtos
expects to run from the Software entry point rather than the ROM
entrypoint.
Contributor guide
No contributing guide indexed for this repository
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Inspect commit 22c6e1b0c68ec3abc94f15f019a7a9906a69e6db and the FPGA CI job first. Determine how the cherirtos testsuite can run when the UF2 filesystem is unavailable and JTAG starts at the ROM entrypoint. Done means the testsuite is enabled and executes successfully in the FPGA job.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- cpp
- Domain
- ci-cd, embedded-iot
- Issue type
- Feature
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Mostly clear
- Newbie friendliness
- 35/100