Compressed ('C') instruction set codegen/optimisation support
Nobody has claimed this yet.
- Dominant language
- Shell
- Stars
- 277
- Forks
- 55
- PR merge metrics
- No merged PRs in 30d
Description
Converting a 32-bit instructions to a 16-bit instruction where possible is a good starting point. It may then be worth looking at opportunities for increasing the number of instructions where this is possible.
It may be worth looking at the MicroMipsSizeReduction pass, as well as X86EvexToVex.
Contributor guide
No contributing guide indexed for this repository
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Start by reading the MicroMipsSizeReduction and X86EvexToVex passes, then trace how RISC-V instructions are selected and where 32-bit instructions could become 16-bit forms. Done means compressed instruction code generation and optimization support is implemented, including additional valid opportunities identified during the investigation.
Written by the indexing model from the issue text.
Assessment
- Domain
- compilers
- Issue type
- Feature
- Difficulty
- 5/5
- Estimated time
- Over a week
- Activity status
- Stale
- Clarity
- Mostly clear
- Newbie friendliness
- 35/100