[i3c] Error detection and handling in the Controller
Open
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
### Description
Error detection, handling and reporting (likely to be somewhat open ended):
- CE0:1,3 obviously.
- Overflow conditions when hardware-written buffers are full.
- Reporting of correct byte counts when a write is aborted.
- Reporting of CRC mismatch, parity mismatch.
- CCC handling is incomplete in various ways w.r.t. error detection, reporting and recovery.
- Briefly: Controller FSM is inconsistent in rejecting new rxbuf/ibi read data (ca. i3c_controller_fsm:1145). It could also be slightly more forgiving in permitting simultaneously acceptance of the previous word and capture of new data.
Contributor guide
Assessment
This issue has not been assessed yet.