[rram_ctrl] add seed_valid for keymgr
Open
@gautschimi is already working on this.
Since Aug 14, 2026.
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
https://github.com/lowRISC/opentitan/blob/master/hw/ip/rram_ctrl/rtl/rram_ctrl_lcmgr.sv#L295-L318
The seeds are validated by a second read which can set a bit back to 0 because of an AND with the previous read.
The RRAM is already verifying every read operation. This check is maybe a bit obsolete.
The keymgr also requires a valid signal. This can set to one if the two values match.
```sv
assign valid[seed_idx][rd_idx] = seed_q[seed_idx][rd_idx] == rdata_i[BusWidth-1:0];
assign seeds_valid_o = &valid;
```
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.