[bazel] Missing configurations when building FPGA bitstream from scratch
Open
Nobody has claimed this yet.
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
### Description
I am following the getting started FPGA setup guide to build an FPGA bitstream from scratch. When running building the test ROM using bazel build, it fails due to missing configurations. Are there missing steps in the setup guide?
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Start with the getting started FPGA setup guide and follow the Bazel build for the test ROM from a clean setup. Record the missing configurations and the exact build failure, then compare the documented setup steps with the expected prerequisites. Done means the test ROM build works from scratch or the guide clearly documents the required configuration.
Written by the indexing model from the issue text.
Assessment
- Domain
- build-system, documentation, embedded-iot
- Issue type
- Bug
- Difficulty
- 3/5
- Estimated time
- 1-2 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 35/100