[ci] Track area over time

We should track the area of our designs over time, ideally linking each merged PR to a metric that corresponds to silicon area (broken down, again ideally, into macro area, total non-macro gate equivalents, gate count, and ratio of sequential to combinational cells).

This could be done with open-source tools and PDKs, and potentially also with our FPGA builds.