[dma] DESIGN_SPEC_REVIEWED (V1 item)
Open
@alees24 is already working on this.
Since Aug 1, 2025.
IP:dma
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Review the design / micro-architecture specification (once the SPEC_COMPLETE D1 item is done) and sign it off from a DV perspective.
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.