lowRISC / lowRISC/opentitan

[soc_dbg_ctrl] TESTPLAN_REVIEWED (V1 item)

Open
#27,766 1 comment 0 reactions 1 assignee Claimed by @KinzaQamar View on GitHub
IP:soc_dbg_ctrl
Dominant language
SystemVerilog
Stars
3.6k
Forks
1.1k
Avg merge
2d 22h
Merged PRs (30d)
141

Description

Review the draft DV document (after DV_DOC_DRAFT_COMPLETED is done) and the complete testplan from a DV perspective and together with the design team.

This task also includes the STD_TEST_CATEGORIES_PLANNED and V2_CHECKLIST_SCOPED checklist items -- the idea is that the former is a part of the testplan review and the latter needs a good understanding of the V2 testplan items, so can be done efficiently with the context of this task fresh in memory.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.