[soc_dbg_ctrl] DESIGN_SPEC_REVIEWED (V1 item)
Open
IP:soc_dbg_ctrl
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Review the design / micro-architecture specification (once the SPEC_COMPLETE D1 item is done) and sign it off from a DV perspective.
Contributor guide
Assessment
This issue has not been assessed yet.