[ac_range_check,dv] Move lock range_cg sampling from seq to scoreboard
Open
@ysekhar is already working on this.
Since Jun 4, 2025.
Component:DV
IP:ac_range_check
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Currently lock_range_cg sampling is done in ac_range_check_lock_range_vseq.
We have an issue in ac_range_check_scoreboard that it drops TLUL write transaction csr range_regwen when range_regwen[i] == 1.
A write to this csr triggers a sampling of the covergroup irrespective of the value being written.
Depends on #27332 to be merged first to progress debug and find the necessary fix
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.