[top_darjeeling,racl] Add top-level test plan items
Open
Component:Darjeeling
Component:DV
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
We need test plan entries for TLTs using RACL.
This will unblock #26239.
Contributor guide
Assessment
This issue has not been assessed yet.