[Multitop, test] Functional Test for All SW Accessible Blocks
Open
@Razer6 is already working on this.
Since Mar 24, 2025.
Component:ChipLevelTest
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Create a test which functionally exercises all blocks which SW interfaces with.
@andreaskurth Could you please flesh this out with details needed?
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.