[top_darjeeling] Conflicting flash properties
Open
@pamaury is already working on this.
Since Feb 13, 2025.
Component:Darjeeling
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
During the bring up of the Darjeeling top level in dvsim it has been necessary thus far to modify the "flash" handling in rules/opentitan/sim_dv.bzl, _transform() because the Darjeeling CTN flash has a word size of 32 bits and does not employ scrambling. This temporary change breaks Earl Grey compatibility so is not acceptable.
How should this be addressed cleanly?
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.