[test-triage] spi_host passthrough tests failing on VCS
Open
@antmarzam is already working on this.
Since Jun 10, 2024.
Component:TestTriage
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Hierarchy of regression failure
Block level
Failure Description
Tests in VCS consistenly fail with UVM_FATAL:
UVM_FATAL @ 4614591 ps: (spi_if.sv:59) [spi_if] Don't call this function - get_active_c
sb when there is no active CSB
Steps to Reproduce
- GitHub Revision: a3db186
- dvsim invocation command to reproduce the failure, inclusive of build and run seeds:
./util/dvsim/dvsim.py hw/ip/spi_host/dv/spi_host_sim_cfg.hjson -t vcs -i spi_host_passthrough_mode -v n -r 1 -s 9174942403228192884080646883054654123048018186911704345040079609564
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.