[hmac/dv] Remove/replace checks from the sequences
Open
@martin-velay is already working on this.
Since May 23, 2024.
Component:DV
IP:hmac
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
### Description
The sequences are not supposed to perform checks, that's the job of the scoreboard. This constraint comes from the UVM itself, we should build reusable components, the SB can be disabled but not the seq.
Eg: `compare_digest(parsed_vectors[j].exp_digest);` from `hmac_test_vectors_sha_vseq`
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.