[prim_sha2,pre_dv] Add pre_dv Verilator testbenches
Open
@gdessouky is already working on this.
Since Mar 7, 2024.
Component:DV
IP:prim
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
Add the pre_dv Verilator testbenches for `prim_sha2`.
This is work in progress in PR #20473.
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.