[chip-test] chip_sw_lc_ctrl_alert_handler_escalation

### Test point name

chip_sw_lc_ctrl_alert_handler_escalation

### Host side component
Rust?

### Opentitantool infrastructure implemented
Yes

### Silicon Validation (SiVal)

Yes

### Emulation targets
- [ ] None
- [ ] CW310
- [ ] Hyperdebug + CW310

### Contact person

### Checklist
Please fill out this checklist as items are completed. Link to PRs and issues as appropriate.
- [ ] Check if existing test covers most or all of this testpoint (if so, either extend said test to cover all points, or skip the next 3 checkboxes)
- [ ] Device-side (C) component developed
- [ ] Bazel build rules developed
- [ ] Host-side component developed
- [ ] Test added to dvsim nightly regression (and passing at time of checking)
- [ ] For SiVal test cases, test is running relevant FPGA or silicon regression

Start by locating the chip_sw_lc_ctrl_alert_handler_escalation test point and checking whether an existing test already covers it. The issue names no files or test entry points; done requires completing the device-side, Bazel, host-side, nightly regression, and relevant SiVal checklist items.

Written by the indexing model from the issue text.