[sival] raw_all_tests
Open
@OTshimeon is already working on this.
Since Jan 31, 2024.
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
All RAW mode SIVAL tests
LC_MODE: RAW
hmac:
SV2:
- [ ] chip_sw_lc_ctrl_volatile_raw_unlock | GH Issue | Implementation PR | TESTED DATE | TESTED BY | Notes
SV3:
- [ ] chip_sw_lc_ctrl_transitions | GH Issue | Implementation PR | TESTED DATE | TESTED BY | Notes
pwrmgr:
SV1:
- [x] chip_sw_pwrmgr_external_full_reset | GH Issue | Implementation PR | TESTED DATE | TESTED BY | Notes Not a valid test: https://github.com/lowRISC/opentitan/issues/21442
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.