[test-triage] Fix rstmgr_alert_info_test_fpga_cw310_sival
- Dominant language
- SystemVerilog
- Stars
- 3.6k
- Forks
- 1.1k
- Avg merge
- 2d 22h
- Merged PRs (30d)
- 141
Description
### Hierarchy of regression failure
Chip Level
### Failure Description
The rstmgr_alert_info_test_fpga_cw310_test_rom passes, but the _sival and _sival_rom_ext variants
fail. The failure is on round 3, when the test gets an unexpected flash_ctrl fatal alert. To reproduce it,
uncomment these tests from https://github.com/lowRISC/opentitan/blob/master/hw/top_earlgrey/data/ip/chip_rstmgr_testplan.hjson
and run the test on a hyperdebug board with
bazel test //sw/device/tests:rstmgr_alert_info_test_fpga_cw310_sival
### Steps to Reproduce
bazel test //sw/device/tests:rstmgr_alert_info_test_fpga_cw310_sival
### Tests with similar or related failures
- [ ] //sw/device/tests:rstmgr_alert_info_test_fpga_cw310_sival_rom_ext
Contributor guide
Assessment
This issue has not been assessed yet.