lowRISC / lowRISC/opentitan

[opentitan SW test ] The hello world ROM program

Open
#19,221 3 comments 0 reactions 0 assignees View on GitHub

Nobody has claimed this yet.

Earlgrey-PROD Triaged
Dominant language
SystemVerilog
Stars
3.6k
Forks
1.1k
Avg merge
2d 22h
Merged PRs (30d)
141

Description

### Description

Hello Mr.engineer,I need your help. I encountered a problem while testing 'hello world'.
https://opentitan.org/guides/getting_started/setup_fpga.html#manually-loading-fpga-bitstreams-and-bootstrapping-opentitan-software-with-opentitantool
I attempted to import the test program into Opentitan's FLASH for execution
When I run
“bazel run //sw/host/opentitantool bootstrap $(ci/scripts/target-location.sh//sw/device/examples/hello_world:hello_world_fpga_cw310_bin)”
Ubuntu display Error: SFDP header contains incorrect signature: 0xff00010a. What is the problem causing this?
I went to the official website to search for the content of SFDP, and after thinking about it, I believe that there is a problem with the program in the ROM. The file I am currently using is "testrom_fga_cw310.39. scr. vmem" in my FPGA project. Does the ROM program not match the opentitna hardware?
May I ask which ROM data initialization file is used in the "hello world" testing experiment for OpenTitan?

![image](https://github.com/lowRISC/opentitan/assets/127472699/0305910d-a259-4da8-bef4-e3a7bb4c3ca2)

Contributor guide

Open the contributing guide

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

Research direction

Start with the getting-started FPGA bootstrapping guide and the reported `opentitantool bootstrap` command, then compare the `hello_world_fpga_cw310_bin` input with `testrom_fga_cw310.39.scr.vmem`. Done should identify whether the SFDP signature error comes from the ROM initialization data or another part of the FPGA setup, and document the correct ROM data file if applicable.

Written by the indexing model from the issue text.

Assessment

Domain
embedded-iot
Issue type
Bug
Difficulty
4/5
Estimated time
3-5 days
Activity status
Stale
Clarity
Needs clarification
Newbie friendliness
20/100

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.